RFQ/BOM 0 登錄 / 註冊

選擇您的位置

TLC555QDR

IC OSC SGL TIMER 2.1MHZ 8-SOIC

圖片僅供參考.
有關產品詳細信息,請參閱產品規格。

社群媒體

TLC555QDR

IC OSC SGL TIMER 2.1MHZ 8-SOIC

訂單滿$200即可獲贈限量版中式禮品一份.

訂單滿$200即可獲贈限量版中式禮品一份.

訂單金額超過1000 美元可減免30 美元運費.

超過5000 美元的訂單可免運費和交易費.

這些優惠適用於新客戶和現有客戶,有效期為2024年1月1日至2024年12月31日.

  • 製造商:

    TI

  • 規格書:

    TLC555QDR datasheet

  • 包裝/箱:

    SOP-8

  • 產品分類:

    IC芯片

  • RoHS Status: RoHS 狀態 Lead free/RoHS Compliant

現在提交您的報價請求,我們期望在 5月 03, 2024內提供報價。現在就下訂單,我們期望在 5月 08, 2024內完成交易。時間是格林威治標準時間+8:00。

送貨:
fedex ups ems dhl other
支付 :
jcb American express tt discover paypal

庫存:65000 PCS

我們的承諾是在12小時內提供及時的報價。如需進一步協助,請聯絡我們: sales@censtry.com.

TLC555QDR 產品詳情



  • Very Low Power Consumption

− 1 mW Typ at VDD = 5 V

  • Capable of Operation in Astable Mode

  • CMOS Output Capable of Swinging Rail to Rail

  • High Output-Current Capability

    − Sink 100 mA Typ

    − Source 10 mA Typ

  • Output Fully Compatible With CMOS, TTL,and MOS

  • Low Supply Current Reduces Spikes

  • During Output Transitions

  • Single-Supply Operation From 2 V to 15 V

  • Functionally Interchangeable With the

  • NE555; Has Same Pinout

  • ESD Protection Exceeds 2000 V Per

  • MIL-STD-883C, Method 3015.2

  • Available in Q-Temp Automotive 

  • High Reliability Automotive Applications

    Configuration Control/Print Support

    Qualification to Automotive Standards

description

The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power supply voltage.

Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering. While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE555.


Request a quote TLC555QDR at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of TLC555QDR in stock for sale, check stock quantity and pricing, view product specifications, and order contact us:sales@censtry.com.
The price and lead time for TLC555QDR depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.

TLC555QDR 相關產品

Q&A for TLC555QDR