RFQ/BOM 0 登錄 / 註冊

選擇您的位置

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

圖片僅供參考.
有關產品詳細信息,請參閱產品規格。

社群媒體

XC3042-100PG132B

Field Programmable Gate Array (FPGA)

訂單滿$200即可獲贈限量版中式禮品一份.

訂單滿$200即可獲贈限量版中式禮品一份.

訂單金額超過1000 美元可減免30 美元運費.

超過5000 美元的訂單可免運費和交易費.

這些優惠適用於新客戶和現有客戶,有效期為2024年1月1日至2024年12月31日.

  • 製造商:

    Xilinx

  • 規格書:

    XC3042-100PG132B datasheet

  • 包裝/箱:

    PGA

  • 產品分類:

    影像感測器,攝影機

  • RoHS Status: RoHS 狀態 Lead free/RoHS Compliant

現在提交您的報價請求,我們期望在 4月 28, 2024內提供報價。現在就下訂單,我們期望在 5月 01, 2024內完成交易。時間是格林威治標準時間+8:00。

送貨:
fedex ups ems dhl other
支付 :
jcb American express tt discover paypal

庫存:15 PCS

我們的承諾是在12小時內提供及時的報價。如需進一步協助,請聯絡我們: sales@censtry.com.

XC3042-100PG132B 產品詳情

Features

● Enhanced,high performance FPGA family with five device types

   - lmproved redesign of the basic xc3000 FPGA farmily

   - Logic densities from 1,0o0 to 6,000 gates

   - Up to 144 user-definable l/Os

● Superset of the industry-leading xC3000 family

   - ldentical to the basic xc30oo in structure, pin out, design methodology,and software tools

   - 100% compatible with all XC3000, XC3000L, and XC3100A bitstreams

   - lmproved routing and additional features

● Additional programmable interconnection points (PIPs)

   - lmproved access to longlines and CLB clock enable inputs

   - Most efficient xC30o0-class solution to bus-oriented designs

● Advanced o.8u and 0.6u CMos static memory technology

   - Low quiescent and active power consumption

● Performance specified by logic delays, faster than corresponding xc30o0 versions

● XC3000A-specific features

   - 4 mA output sink and source current

   - Error checking of the configuration bitstream

   - Soft startup starts all outputs in slew-limited mode upon power-up

   - Easy migration to the xC3400 series of HardWire mask programmed devices for high-volume production.

Description

The xc3000A family offers the following enhancements over the popular xC3000 family:

The xC300oA family has additional interconnect resources to drive the l-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline.These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration,the xC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls lNIT Low.

When the configuration process is finished and the device starts up in user mode,the first activation of the outputs is automatically slew-rate limited. This feature,called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously.After start-up,the slew

rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000,XC3100 or

XC3100A device configures an XC3000A device exactly the same way.

image.png


Request a quote XC3042-100PG132B at censtry.com. All items are new and original with 365 days warranty! The excellent quality and guaranteed services of XC3042-100PG132B in stock for sale, check stock quantity and pricing, view product specifications, and order contact us:sales@censtry.com.
The price and lead time for XC3042-100PG132B depending on the quantity required, please send your request to us, our sales team will provide you price and delivery within 24 hours, we sincerely look forward to cooperating with you.

XC3042-100PG132B

XC3042-100PG132B 相關產品